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Components Research, Intel Corporation, Hillsboro, Oregon 97124, USA
In this letter, the transient behavior of a ferroelectric (FE) metal-oxide-semiconductor (MOS)
capacitor is theoretically investigated with a series resistor. It is shown that compared to a con-
ventional high-k dielectric MOS capacitor, a significant inversion charge-boost can be achieved by
a FE MOS capacitor due to a steep transient subthreshold swing (SS) driven by the free charge-
polarization mismatch. It is also shown that the observation of steep transient SS significantly
depends on the viscosity coefficient under Landau’s mean field theory, in general representing the
average FE time response associated with domain nucleation and propagation. Therefore, this letter
not only establishes a theoretical framework that describes the physical origin behind the inversion
charge-boost in a FE MOS capacitor, but also shows that the key feature of depolarization effect
on a FE MOS capacitor should be the inversion-charge boost, rather than the steep SS (e.g., sub-
60mV/dec at room temperature), which cannot be experimentally observed as the measurement
time is much longer than the FE response. Finally, we outlines the required material targets for the
FE response in field-effect transistors to be applicable for next-generation high-speed and low-power
digital switches.
The relentless pursuit of Moore’s law in the past four
decades leads to a significant improvement in the com-
puting power of modern microprocessors [1]. However, as
the scaling of CMOS transistors continues, the on-off cur-
rent ratio is dramatically reduced, and thus the increas-
ing static power makes the circuit design more and more
difficult for high energy-efficient applications [2]. In 2008,
a transistor structure using FE materials in the gate stack
was proposed to improve SS through stabilizing FE neg-
ative capacitance in the steady state [3]. However, the
central idea of this proposal is all based on the S-shape
of polarization-electric field relation given by Landau’s
free energy functional, which has been under debate if it
can physically describe the polarization switching in the
FE oxide [4]. In 2015, a transient differential negative
capacitance was reported from a circuit composed of a
resistor and a FE capacitor in series [5]. Our recent work
theoretically proved that this differential negative capac-
itance is driven by the free charge-polarization mismatch
as qualitatively pointed out in Ref. [6], which can be well
described under Landau’s mean field theory [7]. In 2018,
the transient differential negative capacitance has been
also experimentally observed in a FE MOS capacitor [8],
indicating the existence of transient mismatch between
bound charge and free charge in a MOS structure. The
effect of free charge-polarization mismatch on transient
behavior of a FE transistor was qualitatively discussed in
Ref. [9], where the importance of measurement time in
FE transistor characterization is emphasized but no in-
version charge-boost in the steady-state from a FE tran-
sistor is concluded. Hence, in this letter, a numerical
model is developed to investigate the transient charg-
ing behavior of a FE MOS capacitor in the R-C circuit
as shown in Fig. 1. From the model, it is found that
an inversion charge-boost, leading to an increase in the
drive-current of a transistor, can be achieved by tran-
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FIG. 1. The schematic of a R − CFEMOS circuit studied in
this work, where CFEMOS is a FE MOS capacitor with p-type
silicon. VA is the applied voltage, VG is the gate voltage across
the capacitor, R is the resistance of series resistor, and current
flowing through the resistor, I , is defined as ∂ρs
∂t
with ρs being
the free charge density provided by the external circuitry.
sient SS driven by a free charge-polarization mismatch.
The impact of FE response time on the charge-boost are
also investigated, and therefore the material target for
a FE field-effect transistor to be applicable for the next
generation digital switch are identified.
To describe the transient response of a R − CFEMOS
circuit shown in Fig. 1, similar to the approach given
in Ref. [7], Kirchhoff’s law is used to describe the free
charge density flowing through the resistor given as
∂ρs
∂t
=
VA − VG
AR
, (1)
where ρs is the free charge density on a capacitor, VA is
the applied voltage, VG is the gate voltage, A is the cross-
sectional area of the capacitor, and R is the resistance of
a series resistor. The average polarization dynamics of
the FE oxide, P , is based on Landau’s mean field theory
2given as [10–13]
γ
∂P
∂t
= −
∂U
∂P
= −2α1P − 4α11P
3 − α111P
5 + EFE , (2)
where α1, α11, and α111 are Landau expansion coeffi-
cients describing a double-well FE free energy profile, U ,
and EFE is the electric field across the FE oxide. From
electrostatics, the voltage across the FE oxide, VFE , is
given as
VFE = EFEtFE =
tFE (ρs − P )
ǫ0
, (3)
in which tFE is the FE oxide thickness and ǫ0 is the
vacuum dielectric constant. In a FE MOS capacitor, the
gate voltage has to be shared within the vertical stack;
namely,
VG = Vmetal + VFE + VDE + Vsi + Vfb, (4)
, where Vmetal and VDE are the voltages across metal and
the dielectric (DE), respectively. Vsi is the silicon sur-
face potential drop and Vfb is the flat-band voltage given
as φ1 − φ2 − Ef,metal − δ with φ1 and φ2 being conduc-
tion band discontinuities at the metal/FE and DE/silicon
interfaces, respectively, Ef,metal is the Fermi energy of
metal, and δ is the energy difference between conduction
band and Fermi level in the quasi-equilibrium region of
p-type silicon. For a given ρs, Vmetal and VDE are given
as [14]
Vmetal =
ρsλmetal
ǫmetalǫ0
, (5)
VDE =
ρstDE
ǫDEǫ0
, (6)
where λmetal and ǫmetal are the screening length and rel-
ative dielectric constant of metal, respectively, and tDE
and ǫDE are the thickness and relative dielectric con-
stant of DE, respectively. With a given ρs, the induced
net charge at the silicon side, Qnet = −ρs, and cor-
responding Vsi are obtained by self-consistently solving
Shro¨dinger and Poisson equations given from Eqs. 7 to
10 with Newton-Raphson method for convergence [15],
where (100) wafer orientation is used for silicon.
[
−
~
2
2mj
∂2
∂x2
± eVsi (x)
]
ψij (x) = Eijψij (x) , (7)
n (x) =
∑
j=l,t
kBTgjmd,j
π~2
∑
i
log
[
1 + e
Ef,si−Eij
kBT
]
|ψij (x) |
2, (8)
p (x) =
∑
j=hh,lh
kBTmd,j
π~2
∑
i
log
[
1 + e
Ef,si−Eij
kBT
]
|ψij (x) |
2 (9)
+
kBTmd,so
π~2
∑
i
log
[
1 + e
Ef,si−Ei,so−∆so
kBT
]
|ψi,so (x) |
2,
∂2Vsi (x)
∂x2
=
−Qnet
ǫsiǫ0
=
−e
ǫSiǫ0
[p (x)− n (x)−NA] , (10)
in which mj is the effective mass of valley j for electrons
or holes, e is the elementary charge, ψij and Eij are the
envelop function and energy of valley j in the subband i,
respectively, kB is the Boltzmann constant, T is the tem-
perature, gi is the valley degeneracy factor, md,j is the
density-of-state effective mass of valley j for electrons or
holes, ~ is the reduced Planck constant, Ef,si and Vsi (x)
are the Fermi level in the quasi-equilibrium region and
the surface potential profile within p-type silicon, respec-
tively, ǫsi is the relative dielectric constant of silicon, and
NA is the p-doped (acceptor) concentration. Eqs. 1 to
10 are solved numerically for convergence at every time
step to describe the transient charging and discharge be-
havior of a FE MOS capacitor in series with a resistor.
All the simulation parameters are listed in the supple-
mentary material. Note that in the following simulation
results, high-k MOS capacitors are also shown to help
illustrate the concept, and the only modification in the
model is replacing VFE in Eq. 3 with the voltage across
the high-k dielectric, Vhigh−k, given as
Vhigh−k =
ρsthigh−k
ǫhigh−kǫ0
, (11)
where thigh−k and ǫhigh−k are the thickness and relative
dielectric constant of the high-k layer. The numerical
model described above is justified by qualitatively cap-
turing the transient negative differential capacitance re-
ported in the recent experimental measurements when a
bipolar voltage pulse is applied to a hafnium-based FE
MOS capacitor [8], as given in the supplementary mate-
rial.
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FIG. 2. Inversion charge density at room temperature as a
function of gate voltage with different FE strengths and the
high-k dielectric under steady state. 60mV/dec is given as
a black dash line for reference. The directions of forward
and backward sweep are also identified. Parameters for 1X,
2X, 3, and 4X FE are defined in the supplementary material,
where the parameters for 1X FE are extracted by fitting the
experimental measurements in Ref. [16].
Figure 2 shows the inversion charge density under for-
ward and reverse applied voltage sweeps, where the pulse
duration for each applied voltage is long enough to make
sure the charge on a capacitor in the RC circuit reaches
the steady state. This scenario can be considered as a
slow DC sweep in the experimental measurements as long
as the FE response is not too slow. From Fig. 2, it can
be seen that a significant charge boost can be achieved
in the strong inversion region in a FE MOS capacitor
compared to the conventional high-k one. A stronger
FE oxide delivers a greater charge boost due to a larger
depolarization field across the FE oxide, which will be ex-
plained in details below. Note that a stronger FE oxide
here means a wider double-well free energy profile with a
deeper barrier height, which physically corresponds to a
larger coercive field and also a greater remanent polariza-
tion. This trend is also consistent to the result based on
the classical approach to the relation between inversion
charge and silicon surface potential [17]. Interestingly,
Fig. 2 implies that when the measurement time is much
slower than the FE response, a significant charge-boost
can be delivered without SS sharper than 60mV/dec in
the forward sweep.
Next, the underlying mechanism that drives this inver-
sion charge-boost in the steady state is investigated by
applying a voltage pulse with a fixed magnitude to a FE
MOS capacitor. Figures 3(a) and (b) show the transient
voltage response in each layer for both high-k and FE
MOS capacitors, respectively, and it can be immediately
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FIG. 3. Transient voltage distribution in each layer of (a)
high-k and (b) FE MOS capacitors when a positive voltage
pulse is applied.
observed that the main difference between high-k and FE
capacitors is the opposite sign of voltage drops across the
high-k and FE layers in the steady state. Also, under the
steady state, one can see that the direction of field across
the FE oxide in the case of charge boost is opposite to
that of polarization, which is the main feature of depo-
larization [14]. Hence, to achieve the inversion charge
boost in the steady state, the field across the FE oxide
has to be dominated by the depolarization, rather than
the applied bias, which is also consistent to the thermo-
dynamic picture given in Ref. [17]. More importantly,
from Fig. 3(b), to make the depolarization dominate the
field across the FE oxide in the steady state, it is neces-
sary for a capacitor to have a transient region where the
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FIG. 4. (a) Inversion charge density as a function of time
when applying a positive pulse to a FE MOS capacitor with
different ferroelectric strengths of oxide. The inversion charge
of a high-k dielectric MOS capacitor is also given for the ref-
erence of charge boost in FE ones (the black). (b) Tran-
sient voltage distribution as a function of time for the highest
charge boost shown in Fig. 4(a).
voltage drop across the FE oxide decreases with time;
that is, ∂VFE
∂t
< 0. This negative ∂VFE
∂t
leads to a larger
∂Vsi
∂t
(or transient steep SS, ∂Vsi
∂Vg
) and thus gives a FE
MOS capacitor a faster increase in the inversion charge.
The inversion charge boost driven by transient steep SS
can be seen more clearly from Fig. 4(a), where the boost
increases with stronger ferroelectricity. Note that for all
the cases shown in Fig. 4(a), none of them shows sub-
60mV/dec during the steady-state forward voltage sweep
as can be seen in Fig. 2. The field distribution as a func-
tion of time in each layer for the largest boost in Fig. 4(a)
is given in Fig. 4(b), where ∆Vsi > ∆VG is labeled and
the corresponding average SS is ∼ 52 mV/dec at room
temperature (RT) based on SS =
(
∂Vsi
∂VG
∂ log10 Ids
∂Vsi
)
−1
with Ids being the channel current. Therefore, the key
feature of depolarization effect on a FE MOS capacitor
under DC or slow measurements should be the inversion
charge-boost, rather than sharp SS (e.g., sub 60mV/dec
at RT), which may only occur in the transient state due
to free charge-polarization mismatch as explained below.
Similar to Ref. [7], the physical origin of this transient
SS can be understood by taking the time derivative of
Eq. 3 as shown below.
∂VFE
∂t
=
tFE
ǫ0
(
∂ρs
∂t
−
∂P
∂t
)
. (12)
From Eq. 12, it can be seen that during charging of a FE
MOS capacitor, both ∂ρs
∂t
and ∂P
∂t
are positive; therefore,
the only possibility to make ∂VFE
∂t
negative is ∂P
∂t
> ∂ρs
∂t
;
that is, the bound charge in the FE oxide changes faster
than free charge on a capacitor. Since the capacitance of
the FE layer in a FE MOS capacitor, CFE , is mathemat-
ically defined as
CFE =
∂ρs
∂VFE
, (13)
CFE transiently becomes negative as the mismatch be-
tween free charge and polarization in the ramping rate
occurs.
From Eq. 12, it can be seen that the FE response time
plays a significant role for transient steep SS and thus
the inversion charge boost. Based on Landau theory, Eq.
12 can be re-written into
∂VFE
∂t
=
tFE
ǫ0
(
∂ρs
∂t
+
1
γ
∂U
∂P
)
. (14)
Eq. 14 shows that the reduction of γ, which means a
faster FE response, leads to a more significant transient
SS, as can be seen in Fig. 5, where γ less than 10−3
m*sec/F is roughly required for ramping up the inversion
charge within 10ps in a 100× 20nm2 FE MOS capacitor.
Note that from Ref. [7], γ extracted from a 50× 50µm2
FE doped hafnium capacitor is roughly between 103 to
104 m*sec/F depending on the amount of FE domains
switched throughout the film. Therefore, it is important
to characterize the value of γ as a capacitor is scaled down
or a new FE material is introduced for logic applications,
which is beyond the scope of this letter. Moreover, Fig.
5 also implies that the characterization time in Ids-VG
measurements is also critical to observe the charge-boost
due to the finite FE response time; that is, to observe a
sharp SS in the measurements, the time scale of signifi-
cant free charge-polarization mismatch has to be in the
same order to that of voltage sweeps.
In conclusion, this letter theoretically shows that the
boost in inversion charge density in a FE MOS capacitor
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FIG. 5. Inversion charge density as a function of time for a FE
MOS capacitor with different viscosity coefficients. The one
with high-k dielectric is also shown for reference (the black).
(compared to the high-k one) can be achieved by tran-
sient SS driven by polarization-free charge mismatch dur-
ing charging and discharge of a capacitor. It is also shown
that capacitance associated with the FE layer mathe-
matically becomes negative as the polarization changes
faster than the free charge on a FE MOS capacitor. Since
the transient SS highly depends on how fast the FE po-
larization can respond to an electric field, the material
targets for the FE response time are also identified for
a FE field-effect-transistor to be suitable for the next-
generation digital switch.
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